This paper reports the feasibility of the fabrication of high aspect ratio structures on substrates via dry etching through a stencil mask placed onto the sample. It demonstrates the possibility to use standard equipment and processes with this novel masking technique, which allows the patterning of fragile and pre-structured surfaces, and avoids the use of resist or additional coating of the sample, reducing costs and processing time. Aspect ratios as high as 13:1 and pattern transfer with a gap of 100 tm are demonstrated.
INTRODUCTION High Aspect Ratio structures
One of the major challenges of microtechnology fabrication has been, and still is in some cases, the definition of high aspect ratio (HAR) structures. LIGA technology [1, 2] is a very powerful technique allowing incredibly high aspect ratios but with the inconvenient of huge cost, due to the fact that X-Rays are necessary. A similar but much cheaper solution is the use of SU-8 [3, 4] , which has been used in many different MEMS applications.
However, silicon has always been the most used material for MEMS [5] and it was not until almost 15 years ago that the invention of the Deep Reactive Ion Etching process (Bosch® process) [6] provided a major advancement in the field of silicon technology. This etching technique combines two different gases in alternating steps of etching (with SF6) and polymer deposition (with C4F8). The polymer is deposited both in the sidewalls and in the horizontal surfaces but removed at a much slower rate from the vertical walls, which eventually yields an anisotropic process. In addition, the etch rates are quite high, allowing to perform bulk micromachining of a standard Si wafer in less than 1 hour (a major breakthrough when compared to previous techniques like KOH or TMAH etching [7] ).
Therefore, DRIE allows defining structures in silicon with Aspect Ratios (AR) higher than 15:1 (AR depends on the exact etching conditions and can be 100:1 or 150:1) and with a high etch rate. However, a lithographic step to define the mask is always necessary prior to the etching, which implies the use of photoresist and consequently coating, exposure, development and removal of the resist. This also imposes certain restrictions regarding the materials and substrates that can be patterned, i.e. substrates sensitive to chemicals and non-planarized are incompatible with standard techniques.
As an alternative, we present here the use of DRIE processes using a micro-stencil as a reusable mask for the definition of HAR structures. This work is inspired by the already described dry etching of thin films with submicrometer resolution [8, 9] but with a focus for MEMS applications.
Stencil Lithography
Stencil Lithography (SL) has been widely used in the last years to locally deposit metals on a substrate, providing sub-micrometer resolution [10, 11] . The metals deposited can be used either to create electronic structures [12] or to act as a mask for posterior etching of the substrate [13] . Although this technique has mainly been used for the selective deposition of metal, it has also been used to perform ion implantation [14] and etching of different substrates in the several hundreds of microns regime [15, 16] and in the sub-micrometer range [8, 9] . For this work, low stress silicon nitride (LS-SiN) 2 membranes, 500 nm thick and lxI mmM in lateral size, were fabricated in a p-type Si wafer (100 mm). The fabrication involves standard micro-technology processes and a detailed description can be found elsewhere [4] . It starts with a double sided polished Silicon wafer (100 mm in diameter) ( patterning of substrates with pre-defined topography, several wafers were prepared with square-shaped wells (Figure 3 .a). This topography was defined either by DRIE (vertical sidewalls, conditions in Table I ) or by KOH etching (sloped sidewalls). Gaps between 15 and 100 tm were defined.
Etching experiment Once the membranes were protected, the stencils were placed on top of a p-type Si wafer (substrate, Figure  3 .a) and a dry etching using a standard Bosch process (Table 1 , "Si etch") was performed in an Alcatel ICP-601E (Figure 3.b) . After etching, the stencil is released from the substrate and the resulting patterns can be observed (Figure 3.c) . It is worth stressing at this point that the etching recipe used was the same as the one used for silicon etching using conventional etching masks like photoresist, silicon oxide or aluminum. a.
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. Once the membranes are released and prior to their use as shadow masks for etching of silicon, both sides of the membranes are covered by a thin Al layer (around 50 nm) in order to avoid damaging the membrane and allow their re-usability. Aluminum is chosen because of its high selectivity with respect to Si in Bosch process. 
RESULTS

Flat substrate
When etching on a flat substrate, all the patterns included in the membranes were transferred (Figure 4 .a and b) yielding a maximum measured AR of 13:1 (for a typical trench of 2.5 tm in width and 33 tm in depth), proving therefore the feasibility of the process. The value for the maximum AR must be compared with the maximum value attained with the same process but using an aluminum layer as a mask, which is 15:1. This means a reduction of approximately 15% of the maximum AR. A reduction of the etch rate was also observed.
ranging from 10-50 tm over different gaps. Some typical results for 50 tm gaps are shown in Figure 5 .
In this case, we observed differences between standard and shadow mask process that increase with the gap, such as: surface damage that can be caused by the neutral species (slight etching, huge extension. Figure 6 .a) or by charged particles which are not completely perpendicular to the mask and therefore increase the exposed area (small size, serious damage to corners, Figure 6 .b and c). Also loss of Aspect Ratio (Figure 6 .d) and reduction on the etch rate (Figure 7 ) are observed. Endurance tests were performed on the masks and, due to the Al protective layer and its high selectivity towards Si, it was possible to etch-through a full wafer (525 gim) twice without noticeably degrading the stencil.
However, it is important to note that when Al was not covering both parts of the membrane the corrosion was fast. This is due to the neutral etching species which perform a purely chemical etching in an isotropic way. After going through the apertures in the membrane, those compounds disperse freely in the gap between the membrane and the substrate, damaging the membrane if it is unprotected.
Stepped substrates The difference in the etch rate for diferent widths is due to the difference AR. The diference due to the gap is due to the dispersion of the etching species in the chamber after they go through the membrane apertures.
Finally, a novel effect was observed when etching on sloped walls. Figure 8 is 
CONCLUSIONS
We have shown in this paper the feasibility of the use of membranes with apertures as a hard mask to perform DRIE on silicon substrates. The gap between the mask and the wafer has a direct effect on the surface damage (increasing when the gap increases), the achievable aspect ratio and the etch rate (both decreasing when the gap increases).
We have achieved AR as high as 13:1, full wafer etching without noticeable degradation of the stencil, definition of structures after a gap of 100 tm and correct pattern into sloped surfaces. This is therefore a very promising technique which we believe can broaden the use of DRIE techniques for MEMS applications.
